-
Institution:
-
University of Rhode Island
-
Subject:
-
-
Description:
-
Introduction to CPU, instruction set architecture, instruction pipeline, hazard avoidance, and branch prediction. Concept and evaluation of cache memory and memory management. Bus architecture and input and output interfaces. (Lec. 3) Pre: 201 and 212 and (205 or 208).
-
Credits:
-
3.00
-
Credit Hours:
-
-
Prerequisites:
-
-
Corequisites:
-
-
Exclusions:
-
-
Level:
-
-
Instructional Type:
-
Lecture
-
Notes:
-
-
Additional Information:
-
-
Historical Version(s):
-
-
Institution Website:
-
-
Phone Number:
-
(401) 874-1000
-
Regional Accreditation:
-
New England Association of Schools and Colleges
-
Calendar System:
-
Semester
Detail Course Description Information on CollegeTransfer.Net
Copyright 2006 - 2026 AcademyOne, Inc.